

**GCE**

**Electronics**

Unit **F611**: Simple Systems

Advanced Subsidiary GCE

**Mark Scheme for June 2016**

OCR (Oxford Cambridge and RSA) is a leading UK awarding body, providing a wide range of qualifications to meet the needs of candidates of all ages and abilities. OCR qualifications include AS/A Levels, Diplomas, GCSEs, Cambridge Nationals, Cambridge Technicals, Functional Skills, Key Skills, Entry Level qualifications, NVQs and vocational qualifications in areas such as IT, business, languages, teaching/training, administration and secretarial skills.

It is also responsible for developing new specifications to meet national requirements and the needs of students and teachers. OCR is a not-for-profit organisation; any surplus made is invested back into the establishment to help towards the development of qualifications and support, which keep pace with the changing needs of today's society.

This mark scheme is published as an aid to teachers and students, to indicate the requirements of the examination. It shows the basis on which marks were awarded by examiners. It does not indicate the details of the discussions which took place at an examiners' meeting before marking commenced.

All examiners are instructed that alternative correct answers and unexpected approaches in candidates' scripts must be given marks that fairly reflect the relevant knowledge and skills demonstrated.

Mark schemes should be read in conjunction with the published question papers and the report on the examination.


OCR will not enter into any discussion or correspondence in connection with this mark scheme.

© OCR 2016

Question	Expected answer	Mark	Additional guidance															
1a	EOR gate/XOR gate/ExOR-gate/Exclusive-OR gate	1																
1b	<table style="margin-left: auto; margin-right: auto;"> <tr> <td><b>A</b></td> <td><b>B</b></td> <td><b>C</b></td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </table> <p>all combinations of A and B C correct</p>	<b>A</b>	<b>B</b>	<b>C</b>	0	0	0	0	1	1	1	0	1	1	1	0	<p>1</p> <p>1</p>	
<b>A</b>	<b>B</b>	<b>C</b>																
0	0	0																
0	1	1																
1	0	1																
1	1	0																
1c	$C = \bar{A} \cdot B + A \cdot \bar{B}$	1																
1d	<p>To turn LED off make switch by bed same as state of switch by door (wtte)</p> <p>To turn LED on make switch by bed opposite to state of switch by door (wtte)</p>	<p>1</p> <p>1</p>	<p>Full statement of how to turn LED off</p> <p>Full statement of how to turn LED on</p> <p>If one condition for off and one condition for on [1]</p>															

Question	Expected answer	Mark	Additional guidance
2a	5-2.2=2.8 V (Correct voltage across R) 2.8/0.015=187 $\Omega$ correct use of Ohm's law and conversion from mA	1	2.2/0.015= 147 $\Omega$ for [1] 190 $\Omega$ [2]
		1	
2b	Zero current for all voltages < 0V Line goes through 15 mA , 2.2 V Line at zero current from 0 V to around 2 V (1.5 – 2.2V) then rises from zero in current ( $\Delta V < 0.5$ V)	1	Do not award mark if saturates at 15 mA (i.e. there should be no horizontal line at 15 mA)
		1	
		1	
2c	LED glows (and stays glowing) Max 3 from: Capacitor charges instantly Input A to NOT gate high Output B from NOT gate low LED forward biased	1	No mark if answer indicates LED goes off
		3	No mark if answer indicates slow charging
2d	0.7 RC used (EOR) Correct answer	1	14.7 s [2]
		1	

Question	Expected answer	Mark	Additional guidance
2e	<p>A goes to 5 V at 10 s</p> <p>A stays 5 V between 10 s and 20 s</p> <p>A exponential decay from 20 s to 50s (by eye)</p> <p>A goes through 2.5 V, 35 s (<math>\pm 5</math> s)</p> <p>B 5V at start goes low from 10s to when A is at 2.5 V and then goes high</p>	<p>1</p> <p>1</p> <p>1</p> <p>1</p> <p>1</p>	<p>The figure contains two vertically aligned graphs sharing a common x-axis labeled 'time/s' ranging from 0 to 50 with major ticks every 10 units. The top graph's y-axis is labeled 'A/V' with a scale from 0 to 5. The signal for A starts at 0V, jumps to 5V at t=10s, remains constant until t=20s, and then decays exponentially towards 0V. The bottom graph's y-axis is labeled 'B/V' with a scale from 0 to 5. The signal for B starts at 5V, drops to 0V at t=10s, remains at 0V until t=35s, and then jumps back to 5V. Two arrows point to the x-axis: 'switch pressed' at t=10s and 'switch released' at t=20s.</p>

Question	Expected answer	Mark	Additional guidance
3a	Correct MOSFET symbol Connected in series with speaker across power supply Drain to speaker, Source to 0 V. Gate to H All names of terminals correct	1 1 1 1 1	
3b	To provide enough current for the speaker Because the logic gate cannot provide enough current	1 1	Allow to amplify the current [1]
3c	$T=1/3000=3.33 \times 10^{-4} \text{s}$ Evidence of correct rule $T=0.5RC$ $R=2T/C=2 \times 3.33 \times 10^{-4} / 4.7 \times 10^{-9} = 1.42 \times 10^5 = 140 \text{ k}\Omega$	1 1 1	140 k $\Omega$ [3]
3d	Thermistor symbol drawn correctly	1	


Question	Expected answer	Mark	Additional guidance
3e	When hot: F=0.7V G = 5V H =0V so speaker off When cold: G oscillates so speaker makes a sound Diode in reverse bias	5	


Question	Expected answer	Mark	Additional guidance
4a	1 <sup>st</sup> expression $R = \bar{E} + F$	1	
4b	2 <sup>nd</sup> expression $Q = B \cdot (\bar{A} + \bar{B})$	1	
4c	3 <sup>rd</sup> expression $P = (\bar{D} + D) \cdot \bar{C}$	1	
4d	3 <sup>rd</sup> expression $Q = \bar{\bar{A}} \cdot \bar{\bar{B}} + \bar{A}$	1	




Question	Expected answer	Mark	Additional guidance
5a	Reverse bias zener When the voltage across the zener reaches 2.7 V a current flows (wtte) The rest of the voltage is dropped across the 2.2k $\Omega$ resistor / sources current from 15 V rail	1 1 1	Allow acts as pull up resistor OR limits current (wtte)
5b	Voltage across resistor = $15 - 2.7 = 12.3$ V $12.3/2200=0.0056$ A (no ecf)	1 1	Accept 5.6 mA [2]
5c	Resistance depends on light intensity Resistance falls as light intensity increases	1 1	
5d	$R_T=27+7=34$ k $\Omega$ $I=15/34000=4.41 \times 10^{-4}$ A $V=4.41 \times 10^{-4} \times 7000=3.1$ V	1 1 1	
5e	[Inverting terminal at 2.7 V and non-inverting at 3.1 V so] non-inverting A > inverting B So output of op amp 13 V Diode forward biased	1 1 1	
5f	$I = 12.3/27000=4.56 \times 10^{-4}$ A (ecf from 5b with evidence of subtraction) $R = 2.7/4.56 \times 10^{-4} = 5900 \Omega = 5.9$ k $\Omega$	1 1	5.9 k $\Omega$ [2]

Question	Expected answer	Mark	Additional guidance
5g	Max 4 from: Bulbs glow regardless of polarity. When the output of the op amp is -13V [light intensity is high] bulb does not glow no current flows because diode is reverse biased	4	
5h	Voltage across bulb = $13 - 0.7 = 12.3 \text{ V}$ $2/12.3 = 0.16 \text{ A}$ (ecf)	1 1	0.16 A [2]
5i	BAT43 (ecf from h)	1	

Question	Expected answer	Mark	Additional guidance
6a	$Q = M \cdot (\bar{J} + \bar{K})$ $Q = \bar{J} \cdot \bar{K} \cdot M + J \cdot \bar{K} \cdot M + \bar{J} \cdot K \cdot M$	1	
6b	One term correct Circuit functions as TT	1 1	
6c	Switch from K to 5 V Resistor from K to 0 V	1 1	Allow pull up resistor with push to break switch

Question	Expected answer	Mark	Additional guidance
7a	Make it <u>easier/simpler</u> (wtte) to analyse the operation of the system	1	
7b	Two NAND gates with feedback from output to 1 input Capacitor connects first NAND to second NAND (or NOT) Resistor at least 1 k $\Omega$ from second NAND input to 0 V Use of 0.7RC used to give correct R & C ( 21 s )	1 1 1 1	

Question	Expected answer	Mark	Additional guidance																																				
8a	$E = \overline{A}$ $F = \overline{A \cdot B}$ $G = B + C$ $H = \overline{(A \cdot B)} \cdot (B + C)$	1 1 1 1	ECF for 2 <sup>nd</sup> and 4 <sup>th</sup> marks  Insist on parentheses around OR function (answer should be unambiguous)																																				
8b	<table style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="padding: 5px;">E</th> <th style="padding: 5px;">F</th> <th style="padding: 5px;">G</th> <th style="padding: 5px;">H</th> </tr> </thead> <tbody> <tr><td style="padding: 5px;">1</td><td style="padding: 5px;">1</td><td style="padding: 5px;">0</td><td style="padding: 5px;">0</td></tr> <tr><td style="padding: 5px;">1</td><td style="padding: 5px;">1</td><td style="padding: 5px;">1</td><td style="padding: 5px;">1</td></tr> <tr><td style="padding: 5px;">1</td><td style="padding: 5px;">0</td><td style="padding: 5px;">1</td><td style="padding: 5px;">0</td></tr> <tr><td style="padding: 5px;">1</td><td style="padding: 5px;">0</td><td style="padding: 5px;">1</td><td style="padding: 5px;">0</td></tr> <tr><td style="padding: 5px;">0</td><td style="padding: 5px;">1</td><td style="padding: 5px;">0</td><td style="padding: 5px;">0</td></tr> <tr><td style="padding: 5px;">0</td><td style="padding: 5px;">1</td><td style="padding: 5px;">1</td><td style="padding: 5px;">1</td></tr> <tr><td style="padding: 5px;">0</td><td style="padding: 5px;">1</td><td style="padding: 5px;">1</td><td style="padding: 5px;">1</td></tr> <tr><td style="padding: 5px;">0</td><td style="padding: 5px;">1</td><td style="padding: 5px;">1</td><td style="padding: 5px;">1</td></tr> </tbody> </table> <p style="margin-top: 10px;">1 mark for each correct column (ecf H from F &amp; G)</p>	E	F	G	H	1	1	0	0	1	1	1	1	1	0	1	0	1	0	1	0	0	1	0	0	0	1	1	1	0	1	1	1	0	1	1	1	4	
E	F	G	H																																				
1	1	0	0																																				
1	1	1	1																																				
1	0	1	0																																				
1	0	1	0																																				
0	1	0	0																																				
0	1	1	1																																				
0	1	1	1																																				
0	1	1	1																																				

Question	Expected answer	Mark	Additional guidance
8c	NOT gate equivalent between A and E OR gate equivalent between B, C and G AND gate equivalent between F, G and H NAND gate between E, B and F and circuit correctly arranged (ecf)	1 1 1 1	 <p>No ecf from a</p>
8d	One from: Fewer chips needed because multiple gates per chip Cheaper to mass produce one gate type	1	Allow saves space

**Quality of Written Communication**

- 3 The candidate expresses complex ideas extremely clearly and fluently. Sentences and paragraphs follow on from one another smoothly and logically. Arguments are consistently relevant and well structured. There will be few, if any, errors of grammar, punctuation and spelling.
- 2 The candidate expresses straightforward ideas clearly, if not always fluently. Sentences and paragraphs may not always be well connected. Arguments may sometimes stray from the point or be weakly presented. There may be some errors of grammar, punctuation and spelling, but not such as to suggest a weakness in these areas.
- 1 The candidate expresses simple ideas clearly, but may be imprecise and awkward in dealing with complex or subtle concepts. Arguments may be of doubtful relevance or obscurely presented. Errors in grammar, punctuation and spelling may be noticeable and intrusive, suggesting weaknesses in these areas.
- 0 The language has no rewardable features.

**OCR (Oxford Cambridge and RSA Examinations)**  
1 Hills Road  
Cambridge  
CB1 2EU

**OCR Customer Contact Centre**

**Education and Learning**  
Telephone: 01223 553998  
Facsimile: 01223 552627  
Email: [general.qualifications@ocr.org.uk](mailto:general.qualifications@ocr.org.uk)

[www.ocr.org.uk](http://www.ocr.org.uk)

For staff training purposes and as part of our quality assurance programme your call may be recorded or monitored

**Oxford Cambridge and RSA Examinations**  
is a Company Limited by Guarantee  
Registered in England  
Registered Office; 1 Hills Road, Cambridge, CB1 2EU  
Registered Company Number: 3484466  
OCR is an exempt Charity

**OCR (Oxford Cambridge and RSA Examinations)**  
Head office  
Telephone: 01223 552552  
Facsimile: 01223 552553

© OCR 2016

